Group
Veryl is a hardware description language designed as a modern alternative to SystemVerilog. Funds are received through GitHub Sponsors and Open Collective, and are held transparently by Open Source Collective, our fiscal host.
Contact
veryl-lang.org/
Manifest
Mon, 28 Sep 2026 12:00:05 UTC
There was a problem with this listing's funding.json manifest. If it is not fixed, the listing will be removed from the portal.
Crawl errorerror: https://github.com/veryl-lang/veryl/blob/master/.well-known/funding-manifest-urls?raw=true returned 429